Skip to content
SASemiAgoraSemiconductor knowledge & engineering

LAYOUT LAB · EXECUTED SPICE

Distribute the wire.
Watch the delay converge.

Hold total resistance and capacitance constant while splitting the interconnect into one, three, or five RC sections.

Loading RC evidence…