Skip to content
SASemiAgoraSemiconductor knowledgeResearch services
Menu
Research services한국어 안내LearnTraceCompareReproducePlanSearch
ExploreKnowledge AtlasDetailed mapSimulationsDomain mapGuided journeysLabs
WorkspacesScenario ComparisonReproducibility RegistryExperiment PlannerResearch Project BuilderClaim-Evidence WorkbenchData Contract
TrustEvidence Knowledge GraphMetric OntologyCitation ProvenanceSource WorkspaceEvidence BrowserPublic Release LedgerSource PolicyCorrections
MoreSearchPracticeCalculatorsResourcesResearch atlasRelease provenanceReading RoomResearch servicesAbout SemiAgora

Role and competency paths / V122

Choose the semiconductor work you want to practice.

Eight educational paths turn the public catalog into observable next steps. Each path moves from foundation to cross-domain practice and an evidence-ready handoff.

Start from a broader journey
Role paths
8
Explicit levels
3
Observable checkpoints
48
Public artifact links
96

Role directory

Eight roles. Observable next steps.

Role pages organize outcomes and prerequisites. Domain pages remain the technical catalog.

01

process / device / metrology-yield

Process integration

Connect module changes to device, circuit, metrology, and yield evidence without turning a teaching replay into a production recipe.

Levels
3
Checkpoints
6
Open path
02

equipment-facilities / process / metrology-yield

Equipment engineering

Separate equipment inventory, chamber state, sensing, and control evidence while keeping operation and safety decisions outside the public teaching path.

Levels
3
Checkpoints
6
Open path
03

device / process / circuit

Device engineering

Connect electrostatics, architecture, transfer metrics, and model-to-measurement evidence without claiming calibration or silicon proof.

Levels
3
Checkpoints
6
Open path
04

circuit / memory / digital-verification

Circuit and memory engineering

Trace SRAM cell, read, sensing, array, control, and test behavior while preserving metric conditions and evidence limits.

Levels
3
Checkpoints
6
Open path
05

eda-layout / digital-verification / circuit

EDA and layout engineering

Read floorplan, routing, IR-drop, clock, extraction, and model-to-measurement reports as bounded evidence rather than signoff proof.

Levels
3
Checkpoints
6
Open path
06

metrology-yield / process / device

Metrology and yield engineering

Separate measurement-system variation, process variation, data grain, uncertainty, and yield proxies before drawing a conclusion.

Levels
3
Checkpoints
6
Open path
07

packaging-test-reliability / circuit / metrology-yield

Packaging and test engineering

Connect assembly, bonding, package parasitics, test, reliability, and failure evidence without claiming qualification or product readiness.

Levels
3
Checkpoints
6
Open path
08

cross-domain

Research methods

Turn a semiconductor question into an inspectable claim, source, method, evidence, limitation, and next-test structure using public metadata only.

Levels
3
Checkpoints
6
Open path

Three-level structure

The same progression in every role.

Consistent levels make prerequisites and stopping points comparable without pretending every role uses the same technical content.

  1. 01

    Foundation

    Name the variables, units, artifacts, and evidence classes required to read the role path.

  2. 02

    Cross-domain practice

    Trace and compare bounded public replays across at least one engineering handoff.

  3. 03

    Evidence-ready

    Construct an inspectable evidence record with limitations, stop conditions, and replacement needs.

Career and evidence boundary

A path is guidance, not a credential.

Role paths are educational navigation. They do not certify competence, promise employment, rank candidates, or represent employer acceptance.

Optional checklist progress stays in this browser. A checked item is not proof of completion, scientific validity, production readiness, or signoff.