Skip to content
SASemiAgoraSemiconductor knowledgeResearch services
Menu
Research services한국어 안내LearnTraceCompareReproducePlanSearch
ExploreKnowledge AtlasDetailed mapSimulationsDomain mapGuided journeysLabs
WorkspacesScenario ComparisonReproducibility RegistryExperiment PlannerResearch Project BuilderClaim-Evidence WorkbenchData Contract
TrustEvidence Knowledge GraphMetric OntologyCitation ProvenanceSource WorkspaceEvidence BrowserPublic Release LedgerSource PolicyCorrections
MoreSearchPracticeCalculatorsResourcesResearch atlasRelease provenanceReading RoomResearch servicesAbout SemiAgora
SASemiAgoraSemiconductor knowledge & engineeringOpen run card

DEVICE REPLAY LAB / SA-DEV-2D-CFET-PPA-003

Carry the contact and layout before claiming PPA.
Device / Advanced Logic / DTCO

A 2D CFET channel or density claim is incomplete until contact resistance, local RC, extraction maturity, compact-model scope, circuit context, contradictions, and owned replacement evidence travel together. This packet makes every handoff explicit.

Open simulationStudy lesson ->
packetSA-DEV-2D-CFET-PPA-003runSimulation ObjectlearnEvidence SequencemethodMethodslimitsBoundaries

EVIDENCE SEQUENCE

What the learner should inspect first.

This surface connects the daily-scan source signal to an original SemiAgora simulation object without copying source text, code, figures, PDK files, or process recipes.

01

Start with the declared n/p transport and contact hypotheses; keep the zero-contact row visible only as an intentionally incomplete mathematical reference.

Open the run card to inspect the saved rows, methods, limits, and export files behind this step.

Inspect run card ->
02

Move through intrinsic-only, contact-overlap, local-interconnect, and coupled-RC contexts while separating schematic, rule-estimated, geometry-proxy, and corner-envelope extraction maturity.

Open the run card to inspect the saved rows, methods, limits, and export files behind this step.

Inspect run card ->
03

Carry contact-aware or non-ideality model scope into inverter, ring-oscillator, NAND2, and SRAM-peripheral contexts before reading delay, energy, footprint, or equivalent frequency.

Open the run card to inspect the saved rows, methods, limits, and export files behind this step.

Inspect run card ->
04

Read contradiction flags whenever the declared contact, layout, model, extraction, and evidence posture disagree.

Open the run card to inspect the saved rows, methods, limits, and export files behind this step.

Inspect run card ->
05

End at an owned-evidence replacement gate rather than an architecture winner or PPA signoff label.

Open the run card to inspect the saved rows, methods, limits, and export files behind this step.

Inspect run card ->

METHODS

Precomputed model contract.

The goal is useful study scaffolding and paper-planning discipline, not calibrated production evidence.

method

Complete deterministic 2 x 4 x 4 x 4 x 3 x 4 x 2 x 2 Cartesian sweep with no random sampling, hidden data, or external device value.

The simulation object keeps the same statement beside downloadable JSON and CSV evidence.

method

Original first-order path-resistance, switched-capacitance, RC delay, equivalent 15-stage frequency, dynamic-energy, and normalized footprint equations.

The simulation object keeps the same statement beside downloadable JSON and CSV evidence.

method

Nine official, primary, roadmap, metrology, benchmarking, and compact-model anchors are mapped to contact formation, compact-model extraction, CFET integration, and RC handoff nodes.

The simulation object keeps the same statement beside downloadable JSON and CSV evidence.

LIMITS

Useful, but deliberately bounded.

No account, upload, payment, comment, newsletter, live solver, facility workflow, or product-release surface is enabled.

non-claim

No source-reported dimension, parameter, model, process flow, device value, layout, PPA number, figure, table, equation, or conclusion is copied into the generated rows.

Keep this boundary attached when reusing the card for lesson writing, figure planning, or research notes.

non-claim

No quantum transport, TCAD, compact-model fitting, PEX, SPICE, STA, power, thermal, Monte Carlo, upload parser, or live server execution.

Keep this boundary attached when reusing the card for lesson writing, figure planning, or research notes.

non-claim

No A2 feasibility, 2D-material readiness, architecture winner, foundry comparison, cost/yield forecast, production recommendation, timing-library value, or PPA signoff claim.

Keep this boundary attached when reusing the card for lesson writing, figure planning, or research notes.

SOURCE ANCHOR

Link-only public source spine.

SemiAgora uses the source as a signal and citation anchor, then writes original summaries and original toy data with explicit limitations.

Primary and official 2D CFET contact, extraction, metrology, and PPA source spine

https://arxiv.org/abs/2607.12707

Open source ->