Skip to content
SASemiAgoraSemiconductor knowledge & engineeringOpen lesson

SIMULATION / SA-EDA-STA-001

STA Liberty path slack replay
STA Slack

Replay VDD, temperature, load, and path depth to connect Liberty-style delay terms with setup slack, hold slack, and timing-report criticality.

sectionExploresectionRun CardsectionExportsectionMethodssectionLimitssectionEvidence

EXPLORE

Start with the observable.

Use this page when the simulation is the primary artifact. The linked lesson explains the concept; the linked lab keeps the visual replay surface available.

guided exploration
  • Read timing as a path condition, not a single delay number.
  • Keep setup and hold visible together before trusting a timing-report headline.
  • Use this page before moving to a future OpenSTA reproduction package.

RUN CARD

Conditions before conclusions.

This page replays saved STA Slack rows and does not run a live solver, upload workflow, proprietary model, process recipe, or signoff flow.

precomputed STA path sweep

Primary knobs

  • VDD
  • Ambient temperature
  • Load capacitance
  • Path stages
outputs

Saved outputs

  • Cell delay
  • wire delay
  • arrival time
  • setup slack
  • hold slack

EXPORT

Download the public artifacts.

These exports are the supported public files for review. PDK files and restricted third-party material are not redistributed.

download

Dataset JSON

/data/sta-liberty-path-slack-replay-web-v1.json

Open file ->
download

Dataset CSV

/data/sta-liberty-path-slack-replay-v69.csv

Open file ->
download

v69 knowledge sprint summary CSV

/data/v69-knowledge-sim-sprint-summary.csv

Open file ->
download

v69 knowledge sprint model script

/data/v69_knowledge_sim_sprint.mjs

Open file ->
download

v69 knowledge sprint model card

/data/v69-knowledge-sim-sprint-model-card.md

Open file ->

METHODS

How the number was made.

Methods are written for citation discipline: the extraction rule matters as much as the plotted value.

method

Cell delay grows with voltage penalty, temperature factor, stage count, and load.

Keep this method attached when reusing the figure or metric.

method

Wire delay grows with stage count, load, and a small temperature factor.

Keep this method attached when reusing the figure or metric.

method

Setup and hold slack are computed from fixed educational clock and uncertainty terms.

Keep this method attached when reusing the figure or metric.

LIMITS

What this page does not claim.

The MVP is useful because the limits are visible. These statements prevent a teaching simulation from being cited as silicon evidence.

non-claim

This is not OpenSTA output and does not ingest Liberty, SDC, SPEF, SDF, VCD, SAIF, or a gate-level netlist.

Carry this boundary into any derivative note, paper draft, or slide.

non-claim

No signoff timing, PDK timing model, or arbitrary uploaded design is supported.

Carry this boundary into any derivative note, paper draft, or slide.

non-claim

Use this page to teach report vocabulary before rights-reviewed OpenSTA artifacts are bundled.

Carry this boundary into any derivative note, paper draft, or slide.

EVIDENCE

Trace the claim back to artifacts.

The evidence route remains the catalog-level browser; this page is the simulation-level reading card.

evidence note

The JSON export stores all PVT/load/path-depth rows and slack bands.

SA-EDA-STA-001

evidence note

The CSV export can become a timing worksheet for setup, hold, and critical-path reasoning.

SA-EDA-STA-001

evidence note

The source spine points to OpenSTA and public timing-analysis tutorials without running them on the site.

SA-EDA-STA-001

Public execution boundary

No server-side live ngspice execution, uploads, accounts, payments, comments, newsletter signup, or job/event submissions are active on this page.